Design specifi cation vs. implementation. Design errors. Functional and temporal modeling of digital systems. Simulation vs. symbolic verifi cation techniques. Functional verifi cation of combinational and sequential circuits. Topological and functional path delays; path sensitization. Timing verifi cation of combinational and sequential circuits. Clock schedule optimization.